



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/804,146

03/19/2004

Yu Pen Tsai

4459-141

6402

7590 07/12/2007  
LOWE HAUPTMAN GILMAN & BERNER, LLP  
Suite 310  
1700 Diagonal Road  
Alexandria, VA 22314

EXAMINER

ARORA, AJAY

ART UNIT

PAPER NUMBER

2811

MAIL DATE

DELIVERY MODE

07/12/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/804,146	<b>Applicant(s)</b> TSAI ET AL.	
	<b>Examiner</b> Ajay K. Arora	<b>Art Unit</b> 2811	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 18 April 2007.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 2,4-6,9,10,12 and 13 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 2, 4-6, 9, 10, 12 & 13 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 2, 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Peterson (US 2003/0157762), hereinafter Peterson, in view of Inaba (JP 405226484A), hereinafter Inaba.

Regarding Claim 2, Peterson discloses a method of marking wafer-level chip scale packages, the method comprising the steps of:

providing a wafer (100) having a plurality of dice (110) formed thereon, wherein the dice have been packaged into a plurality of semi-finished chip scale packages, wherein each of the semi-finished chip scale packages comprises a plurality (page 3, para 0031, 5<sup>th</sup> sentence) of terminals (114) for making external electrical connections (page 3, para 0031, last sentence), each die has a plurality of bonding pads on an active surface thereof, the bonding pads are electrically connected to the respective

Art Unit: 2811

terminals (page 3, para 0031, last sentence), and a backside surface of each die is exposed from a surface of the respective semi-finished chip scale package;

positioning the semi-finished chip scale packages formed on the wafer;

printing ink marks by transferring ink (page 4, para 0035, last line) from a printing device onto the exposed backside surfaces of the dice (page 3, para 0032, 1<sup>st</sup> sentence);

after said printing, removing defective ink marks (page 4, para 0038, 1<sup>st</sup> four sentences); and

dicing the wafer (page 3, 0033, last sentence) to obtain a plurality of separated chip scale packages.

Peterson does not specifically disclose that the curing of ink marks is done "after" said printing and removing the defective ink marks. Inaba teaches (refer to Figure 1) a method of marking objects such as integrated circuits with ink, wherein the curing of ink marks (3c) is done after said printing (see English translation, last line of the paragraph titled "CONSTITUTION"). It would have been obvious to one of ordinary skills in the art at the time of the invention to modify the invention of Peterson so that the curing of ink marks is done after said printing and removing the defective ink marks. The ordinary artisan would have been motivated to modify Peterson for at least the purpose of using a simple, cost-effective device that mechanically transfers the ink to the printing surface, where the process typically requires uncured ink to be applied and hence ink

Art Unit: 2811

is cured after printing (also after removing defective marks since it is easier to remove defective marks before curing).

Regarding Claim 12, Peterson teaches the printing step comprises the step of applying ink (page 4, para 0035, last line) in a recognizable (page 5, para 0042, 2<sup>nd</sup> last sentence) pattern directly (page 3, para 0034, 2<sup>nd</sup> sentence and page 4, para 0035, last sentence) on the exposed backside surface of the dice to form said ink marks.

Regarding Claim 13, Peterson teaches that the printing step comprising the step of applying ink (page 4, para 0035, last sentence) in a recognizable (page 5, para 0042, 2<sup>nd</sup> last sentence) pattern indicative of an identifier of each said die directly (page 3, para 0034, 2<sup>nd</sup> sentence and page 4, para 0035, last sentence) on the exposed backside surface of the die.

Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Peterson in view of Inaba, and further in view of Schramm (US 2004/0060910), hereinafter Schramm.

Regarding Claim 4 and 6, Peterson teaches the method as claimed in claim 2, wherein the positioning step is performed by a positioning device (page 1, para 0005, 2<sup>nd</sup> last sentence) and further teaches a printing device (page 6, para 0049, 3<sup>rd</sup> line). However, Peterson does not teach that "the positioning device and the printing device are

Art Unit: 2811

positioned on two opposing sides of the wafer, and the printing step is performed by coaxially aligning the printing device with the positioning device”.

Figure 2c of Schramm teaches a system for marking semiconductor wafers wherein the positioning device (142) and the printing device (147) are positioned on two opposing sides of the wafer (143), and the printing step is performed by coaxially aligning (along 149) the printing device with the positioning device. It would have been obvious to one of ordinary skills in the art at the time of the invention to modify the invention of Peterson with the teachings of Schramm so that the positioning device and the printing device are positioned on two opposing sides of the wafer, and the printing step is performed by coaxially aligning the printing device with the positioning device. The ordinary artisan would have been motivated to modify Peterson for at least the purpose of improving positional accuracy.

Regarding Claim 5, Figure 2 of Peterson (page 3, para 0033, last line) teaches the wafer has a plurality of dicing streets (117) between the semi-finished chip scale packages. However, Peterson fails to teach that “the positioning step is performed by finding the dicing street with a charge coupled device (CCD)”. Schramm discloses a system for processing semiconductor wafers wherein the position step is performed by finding the dicing street (page 5, para 0078, 10<sup>th</sup> sentence) with a charge coupled device (page 5, para 0076, 1<sup>st</sup> line). It would have been obvious to one of ordinary skills in the art at the time of the invention to modify the invention of Peterson with the

Art Unit: 2811

teachings of Schramm so that the position step is performed by finding the dicing street with a charge coupled device (CCD). The ordinary artisan would have been motivated to modify Peterson for at least the purpose of utilizing widely available off-the-shelf positioning equipment.

Claims 9-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Peterson in view of Inaba, and further in view of Grigg (US 6,703,105), hereinafter Grigg.

Regarding claim 9, Peterson teaches substantially the claimed method, including that the printing step is performed by marking the backside surfaces of the dice, but does not teach that the step is performed for "all of the dice in one action". Grigg teaches a marking method for semiconductor chips, wherein the marking step may be performed for all of the dice in one action (Col. 7, lines 38-41). It would have been obvious to one of ordinary skills in the art at the time of the invention to modify the invention of Peterson so that the printing step is performed for all of the dice in one action. The ordinary artisan would have been motivated to modify Peterson for at least the purpose of shortening the cycle time for individual chips.

Regarding claim 10, Peterson teaches substantially the claimed method, including the semi-finished chip scale packages, but does not teach that they are "positioned simultaneously". Grigg teaches a marking method for semiconductor chips/packages, wherein the chips/packages are positioned simultaneously (Col. 12, lines 47-50 and

Art Unit: 2811

Col. 7, lines 38-41). It would have been obvious to one of ordinary skills in the art at the time of the invention to modify the invention of Peterson so that the chip scale packages are positioned simultaneously. The ordinary artisan would have been motivated to modify Peterson for at least the purpose simultaneous printing for shortening the cycle time for individual chips.

### ***Response to Arguments***

Applicant's arguments of 4/18/2007 with respect to claim 2 have been considered but are moot in view of the new ground(s) of rejection. Note that Peterson as alleged by the applicant, Peterson does not state that "marking medium 120 is cured before ink marks are formed on the dice" (emphasis added) and applicant has also not cited specific parts of Peterson that state the same. Peterson simply does not disclose specifically when the curing of ink marks is done, as stated in the rejection of claim 2.

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).



Art Unit: 2811


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ajay K. Arora whose telephone number is (571) 272-8347. The examiner can normally be reached on Mon through Fri, 8am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on (571) 272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2811

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
Sara Crane  
Primary Examiner